Documentation / devicetree / bindings / reset / amlogic,meson-axg-audio-arb.txt


Based on kernel version 5.18. Page generated on 2022-05-23 11:18 EST.

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22
* Amlogic audio memory arbiter controller

The Amlogic Audio ARB is a simple device which enables or
disables the access of Audio FIFOs to DDR on AXG based SoC.

Required properties:
- compatible: 'amlogic,meson-axg-audio-arb' or
	      'amlogic,meson-sm1-audio-arb'
- reg: physical base address of the controller and length of memory
       mapped region.
- clocks: phandle to the fifo peripheral clock provided by the audio
	  clock controller.
- #reset-cells: must be 1.

Example on the A113 SoC:

arb: reset-controller@280 {
	compatible = "amlogic,meson-axg-audio-arb";
	reg = <0x0 0x280 0x0 0x4>;
	#reset-cells = <1>;
	clocks = <&clkc_audio AUD_CLKID_DDR_ARB>;
};