Documentation / devicetree / bindings / media / i2c / aptina,mt9p031.yaml


Based on kernel version 6.8. Page generated on 2024-03-11 21:26 EST.

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/media/i2c/aptina,mt9p031.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Aptina 1/2.5-Inch 5Mp CMOS Digital Image Sensor

maintainers:
  - Laurent Pinchart <laurent.pinchart@ideasonboard.com>

description: |
  The Aptina MT9P031 is a 1/2.5-inch CMOS active pixel digital image sensor
  with an active array size of 2592H x 1944V. It is programmable through a
  simple two-wire serial interface.

properties:
  compatible:
    enum:
      - aptina,mt9p006
      - aptina,mt9p031
      - aptina,mt9p031m

  reg:
    description: I2C device address
    maxItems: 1

  clocks:
    maxItems: 1

  vdd-supply:
    description: Digital supply voltage, 1.8 V

  vdd_io-supply:
    description: I/O supply voltage, 1.8 or 2.8 V

  vaa-supply:
    description: Analog supply voltage, 2.8 V

  reset-gpios:
    maxItems: 1
    description: Chip reset GPIO

  port:
    $ref: /schemas/graph.yaml#/$defs/port-base
    additionalProperties: false

    properties:
      endpoint:
        $ref: /schemas/media/video-interfaces.yaml#
        unevaluatedProperties: false

        properties:
          input-clock-frequency:
            $ref: /schemas/types.yaml#/definitions/uint32
            minimum: 6000000
            maximum: 96000000
            description: Input clock frequency

          pixel-clock-frequency:
            $ref: /schemas/types.yaml#/definitions/uint32
            maximum: 96000000
            description: Target pixel clock frequency

          pclk-sample:
            default: 0

        required:
          - input-clock-frequency
          - pixel-clock-frequency

required:
  - compatible
  - reg
  - clocks
  - vdd-supply
  - vdd_io-supply
  - vaa-supply
  - port

additionalProperties: false

examples:
  - |
    i2c {
        #address-cells = <1>;
        #size-cells = <0>;
 
        mt9p031@5d {
            compatible = "aptina,mt9p031";
            reg = <0x5d>;
            reset-gpios = <&gpio_sensor 0 0>;
 
            clocks = <&sensor_clk>;
 
            vdd-supply = <&reg_vdd>;
            vdd_io-supply = <&reg_vdd_io>;
            vaa-supply = <&reg_vaa>;
 
            port {
                mt9p031_1: endpoint {
                    input-clock-frequency = <6000000>;
                    pixel-clock-frequency = <96000000>;
                };
            };
        };
    };

...