Based on kernel version 6.8
. Page generated on 2024-03-11 21:26 EST
.
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 | # SPDX-License-Identifier: GPL-2.0+ %YAML 1.2 --- $id: http://devicetree.org/schemas/net/nxp,tja11xx.yaml# $schema: http://devicetree.org/meta-schemas/core.yaml# title: NXP TJA11xx PHY maintainers: - Andrew Lunn <andrew@lunn.ch> - Florian Fainelli <f.fainelli@gmail.com> - Heiner Kallweit <hkallweit1@gmail.com> description: Bindings for NXP TJA11xx automotive PHYs allOf: - $ref: ethernet-phy.yaml# patternProperties: "^ethernet-phy@[0-9a-f]+$": type: object additionalProperties: false description: | Some packages have multiple PHYs. Secondary PHY should be defines as subnode of the first (parent) PHY. properties: reg: minimum: 0 maximum: 31 description: The ID number for the child PHY. Should be +1 of parent PHY. nxp,rmii-refclk-in: type: boolean description: | The REF_CLK is provided for both transmitted and received data in RMII mode. This clock signal is provided by the PHY and is typically derived from an external 25MHz crystal. Alternatively, a 50MHz clock signal generated by an external oscillator can be connected to pin REF_CLK. A third option is to connect a 25MHz clock to pin CLK_IN_OUT. So, the REF_CLK should be configured as input or output according to the actual circuit connection. If present, indicates that the REF_CLK will be configured as interface reference clock input when RMII mode enabled. If not present, the REF_CLK will be configured as interface reference clock output when RMII mode enabled. Only supported on TJA1100 and TJA1101. required: - reg unevaluatedProperties: false examples: - | mdio { #address-cells = <1>; #size-cells = <0>; tja1101_phy0: ethernet-phy@4 { reg = <0x4>; nxp,rmii-refclk-in; }; }; - | mdio { #address-cells = <1>; #size-cells = <0>; tja1102_phy0: ethernet-phy@4 { reg = <0x4>; #address-cells = <1>; #size-cells = <0>; tja1102_phy1: ethernet-phy@5 { reg = <0x5>; }; }; }; |