Based on kernel version 6.8. Page generated on 2024-03-11 21:26 EST.
| 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 | # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) %YAML 1.2 --- $id: http://devicetree.org/schemas/clock/samsung,exynos5433-clock.yaml# $schema: http://devicetree.org/meta-schemas/core.yaml# title: Samsung Exynos5433 SoC clock controller maintainers: - Chanwoo Choi <cw00.choi@samsung.com> - Krzysztof Kozlowski <krzk@kernel.org> - Sylwester Nawrocki <s.nawrocki@samsung.com> - Tomasz Figa <tomasz.figa@gmail.com> description: | Expected external clocks, defined in DTS as fixed-rate clocks with a matching name:: - "oscclk" - PLL input clock from XXTI All available clocks are defined as preprocessor macros in include/dt-bindings/clock/exynos5433.h header. properties: compatible: enum: # CMU_TOP which generates clocks for # IMEM/FSYS/G3D/GSCL/HEVC/MSCL/G2D/MFC/PERIC/PERIS domains and bus # clocks - samsung,exynos5433-cmu-top # CMU_CPIF which generates clocks for LLI (Low Latency Interface) IP - samsung,exynos5433-cmu-cpif # CMU_MIF which generates clocks for DRAM Memory Controller domain - samsung,exynos5433-cmu-mif # CMU_PERIC which generates clocks for # UART/I2C/SPI/I2S/PCM/SPDIF/PWM/SLIMBUS IPs - samsung,exynos5433-cmu-peric # CMU_PERIS which generates clocks for PMU/TMU/MCT/WDT/RTC/SECKEY/TZPC IPs - samsung,exynos5433-cmu-peris # CMU_FSYS which generates clocks for USB/UFS/SDMMC/TSI/PDMA IPs - samsung,exynos5433-cmu-fsys - samsung,exynos5433-cmu-g2d # CMU_DISP which generates clocks for Display (DECON/HDMI/DSIM/MIXER) IPs - samsung,exynos5433-cmu-disp - samsung,exynos5433-cmu-aud - samsung,exynos5433-cmu-bus0 - samsung,exynos5433-cmu-bus1 - samsung,exynos5433-cmu-bus2 - samsung,exynos5433-cmu-g3d - samsung,exynos5433-cmu-gscl - samsung,exynos5433-cmu-apollo # CMU_ATLAS which generates clocks for Cortex-A57 Quad-core processor, # CoreSight and L2 cache controller - samsung,exynos5433-cmu-atlas # CMU_MSCL which generates clocks for M2M (Memory to Memory) scaler and # JPEG IPs - samsung,exynos5433-cmu-mscl - samsung,exynos5433-cmu-mfc - samsung,exynos5433-cmu-hevc # CMU_ISP which generates clocks for FIMC-ISP/DRC/SCLC/DIS/3DNR IPs - samsung,exynos5433-cmu-isp # CMU_CAM0 which generates clocks for # MIPI_CSIS{0|1}/FIMC_LITE_{A|B|D}/FIMC_3AA{0|1} IPs - samsung,exynos5433-cmu-cam0 # CMU_CAM1 which generates clocks for # Cortex-A5/MIPI_CSIS2/FIMC-LITE_C/FIMC-FD IPs - samsung,exynos5433-cmu-cam1 # CMU_IMEM which generates clocks for SSS (Security SubSystem) and # SlimSSS IPs - samsung,exynos5433-cmu-imem clocks: minItems: 1 maxItems: 10 clock-names: minItems: 1 maxItems: 10 "#clock-cells": const: 1 power-domains: maxItems: 1 reg: maxItems: 1 required: - compatible - "#clock-cells" - reg allOf: - if: properties: compatible: contains: const: samsung,exynos5433-cmu-top then: properties: clocks: minItems: 4 maxItems: 4 clock-names: items: - const: oscclk - const: sclk_mphy_pll - const: sclk_mfc_pll - const: sclk_bus_pll required: - clock-names - clocks - if: properties: compatible: contains: const: samsung,exynos5433-cmu-cpif then: properties: clocks: minItems: 1 maxItems: 1 clock-names: items: - const: oscclk required: - clock-names - clocks - if: properties: compatible: contains: const: samsung,exynos5433-cmu-mif then: properties: clocks: minItems: 2 maxItems: 2 clock-names: items: - const: oscclk - const: sclk_mphy_pll required: - clock-names - clocks - if: properties: compatible: contains: const: samsung,exynos5433-cmu-fsys then: properties: clocks: minItems: 10 maxItems: 10 clock-names: items: - const: oscclk - const: sclk_ufs_mphy - const: aclk_fsys_200 - const: sclk_pcie_100_fsys - const: sclk_ufsunipro_fsys - const: sclk_mmc2_fsys - const: sclk_mmc1_fsys - const: sclk_mmc0_fsys - const: sclk_usbhost30_fsys - const: sclk_usbdrd30_fsys required: - clock-names - clocks - if: properties: compatible: contains: const: samsung,exynos5433-cmu-g2d then: properties: clocks: minItems: 3 maxItems: 3 clock-names: items: - const: oscclk - const: aclk_g2d_266 - const: aclk_g2d_400 required: - clock-names - clocks - if: properties: compatible: contains: const: samsung,exynos5433-cmu-disp then: properties: clocks: minItems: 9 maxItems: 9 clock-names: items: - const: oscclk - const: sclk_dsim1_disp - const: sclk_dsim0_disp - const: sclk_dsd_disp - const: sclk_decon_tv_eclk_disp - const: sclk_decon_vclk_disp - const: sclk_decon_eclk_disp - const: sclk_decon_tv_vclk_disp - const: aclk_disp_333 required: - clock-names - clocks - if: properties: compatible: contains: const: samsung,exynos5433-cmu-aud then: properties: clocks: minItems: 2 maxItems: 2 clock-names: items: - const: oscclk - const: fout_aud_pll required: - clock-names - clocks - if: properties: compatible: contains: const: samsung,exynos5433-cmu-bus0 then: properties: clocks: minItems: 1 maxItems: 1 clock-names: items: - const: aclk_bus0_400 required: - clock-names - clocks - if: properties: compatible: contains: const: samsung,exynos5433-cmu-bus1 then: properties: clocks: minItems: 1 maxItems: 1 clock-names: items: - const: aclk_bus1_400 required: - clock-names - clocks - if: properties: compatible: contains: const: samsung,exynos5433-cmu-bus2 then: properties: clocks: minItems: 2 maxItems: 2 clock-names: items: - const: oscclk - const: aclk_bus2_400 required: - clock-names - clocks - if: properties: compatible: contains: const: samsung,exynos5433-cmu-g3d then: properties: clocks: minItems: 2 maxItems: 2 clock-names: items: - const: oscclk - const: aclk_g3d_400 required: - clock-names - clocks - if: properties: compatible: contains: const: samsung,exynos5433-cmu-gscl then: properties: clocks: minItems: 3 maxItems: 3 clock-names: items: - const: oscclk - const: aclk_gscl_111 - const: aclk_gscl_333 required: - clock-names - clocks - if: properties: compatible: contains: const: samsung,exynos5433-cmu-apollo then: properties: clocks: minItems: 2 maxItems: 2 clock-names: items: - const: oscclk - const: sclk_bus_pll_apollo required: - clock-names - clocks - if: properties: compatible: contains: const: samsung,exynos5433-cmu-atlas then: properties: clocks: minItems: 2 maxItems: 2 clock-names: items: - const: oscclk - const: sclk_bus_pll_atlas required: - clock-names - clocks - if: properties: compatible: contains: const: samsung,exynos5433-cmu-mscl then: properties: clocks: minItems: 3 maxItems: 3 clock-names: items: - const: oscclk - const: sclk_jpeg_mscl - const: aclk_mscl_400 required: - clock-names - clocks - if: properties: compatible: contains: const: samsung,exynos5433-cmu-mfc then: properties: clocks: minItems: 2 maxItems: 2 clock-names: items: - const: oscclk - const: aclk_mfc_400 required: - clock-names - clocks - if: properties: compatible: contains: const: samsung,exynos5433-cmu-hevc then: properties: clocks: minItems: 2 maxItems: 2 clock-names: items: - const: oscclk - const: aclk_hevc_400 required: - clock-names - clocks - if: properties: compatible: contains: const: samsung,exynos5433-cmu-isp then: properties: clocks: minItems: 3 maxItems: 3 clock-names: items: - const: oscclk - const: aclk_isp_dis_400 - const: aclk_isp_400 required: - clock-names - clocks - if: properties: compatible: contains: const: samsung,exynos5433-cmu-cam0 then: properties: clocks: minItems: 4 maxItems: 4 clock-names: items: - const: oscclk - const: aclk_cam0_333 - const: aclk_cam0_400 - const: aclk_cam0_552 required: - clock-names - clocks - if: properties: compatible: contains: const: samsung,exynos5433-cmu-cam1 then: properties: clocks: minItems: 7 maxItems: 7 clock-names: items: - const: oscclk - const: sclk_isp_uart_cam1 - const: sclk_isp_spi1_cam1 - const: sclk_isp_spi0_cam1 - const: aclk_cam1_333 - const: aclk_cam1_400 - const: aclk_cam1_552 required: - clock-names - clocks - if: properties: compatible: contains: const: samsung,exynos5433-cmu-imem then: properties: clocks: minItems: 4 maxItems: 4 clock-names: items: - const: oscclk - const: aclk_imem_sssx_266 - const: aclk_imem_266 - const: aclk_imem_200 required: - clock-names - clocks additionalProperties: false examples: - | #include <dt-bindings/clock/exynos5433.h> xxti: clock { compatible = "fixed-clock"; clock-output-names = "oscclk"; #clock-cells = <0>; clock-frequency = <24000000>; }; clock-controller@10030000 { compatible = "samsung,exynos5433-cmu-top"; reg = <0x10030000 0x1000>; #clock-cells = <1>; clock-names = "oscclk", "sclk_mphy_pll", "sclk_mfc_pll", "sclk_bus_pll"; clocks = <&xxti>, <&cmu_cpif CLK_SCLK_MPHY_PLL>, <&cmu_mif CLK_SCLK_MFC_PLL>, <&cmu_mif CLK_SCLK_BUS_PLL>; }; |