About Kernel Documentation Linux Kernel Contact Linux Resources Linux Blog

Documentation / devicetree / bindings / arm / l2cc.txt




Custom Search

Based on kernel version 3.13. Page generated on 2014-01-20 22:00 EST.

1	* ARM L2 Cache Controller
2	
3	ARM cores often have a separate level 2 cache controller. There are various
4	implementations of the L2 cache controller with compatible programming models.
5	The ARM L2 cache representation in the device tree should be done as follows:
6	
7	Required properties:
8	
9	- compatible : should be one of:
10		"arm,pl310-cache"
11		"arm,l220-cache"
12		"arm,l210-cache"
13		"marvell,aurora-system-cache": Marvell Controller designed to be
14	     compatible with the ARM one, with system cache mode (meaning
15	     maintenance operations on L1 are broadcasted to the L2 and L2
16	     performs the same operation).
17		"marvell,"aurora-outer-cache: Marvell Controller designed to be
18		 compatible with the ARM one with outer cache mode.
19		"brcm,bcm11351-a2-pl310-cache": For Broadcom bcm11351 chipset where an
20		offset needs to be added to the address before passing down to the L2
21		cache controller
22		"bcm,bcm11351-a2-pl310-cache": DEPRECATED by
23		                               "brcm,bcm11351-a2-pl310-cache"
24	- cache-unified : Specifies the cache is a unified cache.
25	- cache-level : Should be set to 2 for a level 2 cache.
26	- reg : Physical base address and size of cache controller's memory mapped
27	  registers.
28	
29	Optional properties:
30	
31	- arm,data-latency : Cycles of latency for Data RAM accesses. Specifies 3 cells of
32	  read, write and setup latencies. Minimum valid values are 1. Controllers
33	  without setup latency control should use a value of 0.
34	- arm,tag-latency : Cycles of latency for Tag RAM accesses. Specifies 3 cells of
35	  read, write and setup latencies. Controllers without setup latency control
36	  should use 0. Controllers without separate read and write Tag RAM latency
37	  values should only use the first cell.
38	- arm,dirty-latency : Cycles of latency for Dirty RAMs. This is a single cell.
39	- arm,filter-ranges : <start length> Starting address and length of window to
40	  filter. Addresses in the filter window are directed to the M1 port. Other
41	  addresses will go to the M0 port.
42	- interrupts : 1 combined interrupt.
43	- cache-id-part: cache id part number to be used if it is not present
44	  on hardware
45	- wt-override: If present then L2 is forced to Write through mode
46	
47	Example:
48	
49	L2: cache-controller {
50	        compatible = "arm,pl310-cache";
51	        reg = <0xfff12000 0x1000>;
52	        arm,data-latency = <1 1 1>;
53	        arm,tag-latency = <2 2 2>;
54	        arm,filter-ranges = <0x80000000 0x8000000>;
55	        cache-unified;
56	        cache-level = <2>;
57		interrupts = <45>;
58	};
Hide Line Numbers
About Kernel Documentation Linux Kernel Contact Linux Resources Linux Blog

Information is copyright its respective author. All material is available from the Linux Kernel Source distributed under a GPL License. This page is provided as a free service by mjmwired.net.